

### DESCRIPTION

The MP2456 is a monolithic, step-down, switch-mode converter with a built-in power MOSFET. It achieves a 0.5A peak-output current over a wide input supply range with excellent load and line regulation. Current-mode operation provides a fast transient response and eases loop stabilization. Fault condition protections include cycle-by-cycle current limiting and thermal shutdown.

The MP2456 requires a minimal number of readily-available external components. The MP2456 is available in a TSOT23-6 package.

### FEATURES



- 0.5A Peak Output Current
- 1Ω Internal Power MOSFET
- Capable to Start Up with Big Output Capacitor
- Stable with Low-ESR Ceramic Output Capacitors
- Up to 90% Efficiency
- 0.1μA Shutdown Mode
- Fixed 1.2MHz Frequency
- Thermal Shutdown
- Cycle-by-Cycle Over-Current Protection
- Wide 4.5V-to-50V Operating Input Range
- Output Adjustable from 0.81V to  $0.9xV_{IN}$
- Available in a TSOT23-6 Package

### APPLICATIONS

- Power Meters
- Distributed Power Systems
- Battery Chargers
- Pre-Regulator for Linear Regulators
- WLED Drivers

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

### TYPICAL APPLICATION




### ORDERING INFORMATION

Part Number*	Package	Top Marking
MP2456GJ	TSOT23-6	AGV

\* For Tape & Reel, add suffix –Z (eg. MP2456GJ–Z);

### PACKAGE REFERENCE



#### ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

Supply Voltage $V_{IN}$ .....	-0.3V to 52V
$V_{SW}$ .....	-0.3V to $V_{IN}+0.3V$
$V_{BS}$ .....	$V_{SW} + 6V$
All Other Pins .....	-0.3V to +6V
EN Sink Current .....	100 $\mu$ A
Continuous Power Dissipation ( $T_A = +25^\circ C$ ) <sup>(2)</sup>	
TSOT23-6 .....	0.568W
Junction Temperature .....	150 $^\circ C$
Lead Temperature .....	260 $^\circ C$
Storage Temperature .....	-65 $^\circ C$ to +150 $^\circ C$

#### Recommended Operating Conditions <sup>(3)</sup>

Supply Voltage $V_{IN}$ .....	4.5V to 50V
Output Voltage $V_{OUT}$ .....	0.81V to $0.9 \times V_{IN}$
Operating Junction Temp. ....	-40 $^\circ C$ to +125 $^\circ C$

Thermal Resistance <sup>(4)</sup>	$\theta_{JA}$	$\theta_{JC}$
TSOT23-6 .....	220 ...	110 $^\circ C/W$

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J(MAX)$ , the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D(MAX) = (T_J(MAX) - T_A) / \theta_{JA}$ . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device function is not guaranteed outside of the recommended operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB..

## ELECTRICAL CHARACTERISTICS

$V_{IN} = 12V$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.

Parameters	Symbol	Condition	Min	Typ	Max	Units
Feedback Voltage	$V_{FB}$	$4.5V \leq V_{IN} \leq 50V$	0.792	0.812	0.832	V
Feedback Current	$I_{FB}$	$V_{FB} = 0.85V$			0.1	$\mu A$
Switch-On Resistance	$R_{DS(ON)}$			1		$\Omega$
Switch Leakage	$I_{SW\_LKG}$	$V_{EN} = 0V, V_{SW} = 0V$			1	$\mu A$
Current Limit	$I_{LIM}$		1.0	1.25	1.5	A
Oscillator Frequency	$f_{SW}$	$V_{FB} = 0.6V$	0.95	1.2	1.45	MHz
Foldback Frequency	$f_{SW\_F}$	$V_{FB} = 0V$		200		kHz
Maximum Duty Cycle	$D_{MAX}$	$V_{FB} = 0.6V$	89	91		%
Minimum ON-Time <sup>(5)</sup>	$\tau_{ON}$			50		ns
Under-Voltage Lockout Threshold, Rising	$V_{UVLO\_R}$		2.9	3.3	3.7	V
Under-Voltage Lockout Threshold, Falling	$V_{UVLO\_F}$		2.65	3.05	3.45	V
Under-Voltage Lockout Threshold, Hysteresis	$V_{UVLO\_HYS}$			250		mV
EN Threshold, Rising	$V_{EN\_R}$		1.2	1.35	1.5	V
EN Threshold, Falling	$V_{EN\_F}$		1	1.17	1.35	V
EN Threshold, Hysteresis	$V_{EN\_HYS}$			180		mV
EN Input Current	$I_{EN}$	$V_{EN} = 2V$		3.1		$\mu A$
		$V_{EN} = 0V$		0.1		
Supply Current (Shutdown)	$I_S$	$V_{EN} = 0V$		0.1	1.0	$\mu A$
Supply Current (Quiescent)	$I_Q$	$V_{EN} = 2V, V_{FB} = 1V$		0.73	0.85	mA
Thermal Shutdown <sup>(5)</sup>	$T_{SD}$			165		$^{\circ}C$
Thermal Shutdown Hysteresis <sup>(5)</sup>	$T_{SD\_HYS}$			20		$^{\circ}C$


**Notes:**

5) Derived from bench characterization. Not tested in production.


## TYPICAL CHARACTERISTICS

$V_{IN}=12V$ , unless otherwise noted.


**Current Limit vs.  $T_J$**




**Feedback Voltage vs.  $T_J$**




**$R_{DS(ON)}$  vs.  $T_J$**




**Oscillator Frequency vs.  $T_J$**




**EN Threshold vs.  $T_J$**



**UVLO Threshold vs.  $T_J$**




**Quiescent Current vs.  $T_J$**




**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

$V_{IN}=12V$ ,  $V_{OUT}=5V$ ,  $L=10\mu H$ ,  $T_A=25^\circ C$ , unless otherwise noted.


**Efficiency vs. Load**




**Efficiency vs. Load**  
 $V_{OUT}=12V$ ,  $L=33\mu H$



**Line Regulation**  
 $I_{OUT}=500mA$



**Load Regulation**




**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

$V_{IN}=12V$ ,  $V_{OUT}=5V$ ,  $L=10\mu H$ ,  $T_A=25^\circ C$ , unless otherwise noted.

**Steady State**


$I_{OUT}=10mA$



400ns/div.

**Steady State**


$I_{OUT}=500mA$



1µs/div.

**Load Transient**


$I_{OUT}=200mA \rightarrow 500mA @ 1.6\mu s$



100µs/div.

**Power On**


$I_{OUT}=500mA$



400µs/div.

**Power On**


$V_{IN}=16V$ ,  $V_{OUT}=12V$ ,  
 $C_{OUT}=2200\mu F$ ,  $I_{OUT}=500mA$



10ms/div.

**Power Off**


$I_{OUT}=500mA$



4ms/div.

**EN On**


$I_{OUT}=500mA$



400µs/div.

**EN On**


$V_{IN}=16V$ ,  $V_{OUT}=12V$ ,  
 $C_{OUT}=2200\mu F$ ,  $I_{OUT}=500mA$



10ms/div.

**EN Off**

$I_{OUT}=500mA$




40µs/div.

**TYPICAL PERFORMANCE CHARACTERISTICS** *(continued)*

$V_{IN}=12V$ ,  $V_{OUT}=5V$ ,  $L=10\mu H$ ,  $T_A=25^\circ C$ , unless otherwise noted.


**Short Circuit Entry**

$I_{OUT}=500mA$



**Short Circuit Recovery**

$V_{IN}=16V$ ,  $V_{OUT}=12V$ ,  
 $C_{OUT}=2200\mu F$ ,  $I_{OUT}=500mA$



## PIN FUNCTIONS

Pin #	Name	Description
1	BST	Bootstrap. Connect a capacitor between the SW and BST pins to form a floating supply across the power switch driver. This capacitor drives the power switch's gate above the supply voltage.
2	GND	Ground. Voltage reference for the regulated output voltage. Requires special layout considerations. Isolate this node from the D1 to C1 ground path to prevent switching current spikes from inducing.
3	FB	Feedback. Sets the output voltage. Connect to the tap of an external resistor divider from the output to GND. The frequency foldback comparator lowers the oscillator frequency when the FB voltage is below 250mV to prevent current-limit runaway during a short-circuit fault.
4	EN	On/Off. Pull EN above 1.35V to turn the device ON. For automatic enable, connect to VIN using a resistor. Note that make sure the sink current of EN pin not exceed 100 $\mu$ A.
5	IN	Supply Voltage. The MP2456 operates from a 4.5V-to-50V unregulated input. Requires C1 to prevent large voltage spikes from appearing at the input.
6	SW	Switch Output.



## OPERATION

The MP2456 is a current mode buck regulator. That is, the EA output voltage is proportional to the peak inductor current.

At the beginning of a cycle, M1 is off. The EA output voltage is higher than the current sense amplifier output, and the current comparator's output is low. The rising edge of the 1.2MHz CLK signal sets the RS Flip-Flop. Its output turns on M1 thus connecting the SW pin and inductor to the input supply.

The increasing inductor current is sensed and amplified by the Current Sense Amplifier. Ramp compensation is summed to the Current Sense Amplifier output and compared to the Error Amplifier output by the PWM Comparator. When the sum of the Current Sense Amplifier output and the Ramp Compensation signal exceeds the EA output voltage, the RS Flip-Flop is reset and M1 is turned off. The external Schottky rectifier diode (D1) conducts the inductor current.

If the sum of the Current Sense Amplifier output and the Ramp Compensation signal does not exceed the EA output for a whole cycle, then the falling edge of the CLK resets the Flip-Flop.

The output of the Error Amplifier integrates the voltage difference between the feedback and the 0.81V bandgap reference. The polarity is such that lower than 0.81V FB pin voltage increases the EA output voltage. Since the EA output voltage is proportional to the peak inductor current, an increase in its voltage also increases current delivered to the output.

The MP2456 has 0.6ms internal soft-start. Soft-start prevents the converter output voltage from overshooting during startup. When the chip starts, the internal circuit generates a soft-start voltage (SS) ramping up with fixed rising rate. When it is less than the internal reference (REF), SS overrides REF so the error amplifier uses SS as the reference. When SS exceeds REF, REF regains control.

When there is extreme big capacitor at output (e.g. 2200uF or even bigger), output voltage would rise slower than SS because the current that needed to charge up the big output capacitor is higher than chip's max output current ability. Current limit would be kicked in the whole startup period until  $V_o$  rises to its regulated value.




Figure 1: Functional Block Diagram

## APPLICATION INFORMATION

### Setting Output Voltage

The external resistor divider sets the output voltage (see the Typical Application schematic). Table 1 lists resistors for common output voltages. The feedback resistor (R2) also sets the feedback loop bandwidth with the internal compensation network (see Figure 1). R1 is:

$$R1 = \frac{R2}{\frac{V_{OUT}}{0.812V} - 1}$$

**Table 1: Resistor Selection for Common Output Voltages**

V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)
1.8	102 (1%)	124 (1%)
2.5	59 (1%)	124 (1%)
3.3	40.2 (1%)	124 (1%)
5	23.7 (1%)	124 (1%)
12	8.2 (1%)	113 (1%)

### Selecting the Inductor

Use an inductor with a DC current rating at least 25% percent higher than the maximum load current for most applications. For best efficiency, the inductor's DC resistance should be less than 200mΩ. Refer to Table 2 for suggested surface-mount inductors. For most designs, the required inductance value can be derived from the following equation.

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{SW}}$$

Where  $\Delta I_L$  is the inductor ripple current.

Choose the inductor ripple current to be 30% of the maximum load current. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

Under light-load conditions (below 100mA), use a larger inductance to improve efficiency.

### Selecting the Input Capacitor

The input capacitor reduces the surge current drawn from the input supply and the switching noise from the device. The input capacitor impedance at the switching frequency should be less than the input source impedance to prevent high-frequency-switching current from passing through the input. Use ceramic capacitors with X5R or X7R dielectrics for their low ESRs and small temperature coefficients. For most applications, a 4.7μF capacitor will sufficient.


### Selecting the Output Capacitor

The output capacitor keeps the output voltage ripple small and ensures feedback loop stability. The output capacitor impedance should be low at the switching frequency. Use ceramic capacitors with X5R or X7R dielectrics for their low ESR characteristics. For most applications, a 22μF ceramic capacitor will sufficient.

### PCB Layout Guide

PCB layout is very important to stability. Please follow these guidelines and use Figure 2 as reference.


- 1) Keep the path of switching current short and minimize the loop area formed by the input capacitor, high-side MOSFET, and Schottky diode.
- 2) Keep the connection from the power ground→Schottky diode→SW pin as short and wide as possible.
- 3) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.
- 4) Route SW away from sensitive analog areas such as FB.
- 5) Connect IN, SW, and especially GND to large copper areas to cool the chip for improved thermal performance and long-term reliability. For single layer PCBs, avoid soldering the exposed pad.


**Figure 2: PCB Layout**
**External Bootstrap Diode**

An external bootstrap diode may enhance regulator efficiency under the following conditions:

- $V_{OUT}=5V$  or  $3.3V$ ; and
- High duty cycle:  $D = \frac{V_{OUT}}{V_{IN}} > 65\%$

In these cases, add an external BST diode from the output of the voltage regulator to the BST pin, as shown in Figure 3.


**Figure 3: Optional Bootstrap Diode for Enhanced Efficiency**

The recommended external BST diode is IN4148, and the BST capacitor is  $0.1\mu F-1\mu F$ .

**Table 2: Inductor Selection Guide**

Part Number	Inductance( $\mu H$ )	Max DCR( $\Omega$ )	Current Rating(A)	Dimensions LxWxH( $mm^3$ )
<b>Würth</b>				
74408943047	4.7	0.05	2.2	4.8x4.8x3.8
74408942100	10	0.125	1.38	4.8x4.8x2.8
744775133	33	0.13	1.35	7.8x7x5
<b>TDK</b>				
VLCF4028T-4R7N1R5-2	4.7	0.06	1.5	4x4.3x2.8
CLF5030NIT-100M-D	10	0.1	1.6	5x5.3x2.7
VLS5045EX-330M	33	0.24	1.3	5x5x4.5

### TYPICAL APPLICATION CIRCUIT




Figure 4: 5V Output Typical Application Circuit:






Figure 5: 12V Output Typical Application Circuit

# PACKAGE INFORMATION


## TSOT23-6




TOP VIEW



RECOMMENDED LAND PATTERN




FRONT VIEW



SIDE VIEW

### NOTE:



DETAIL "A"

- 1) ALL DIMENSIONS ARE IN MILLIMETERS
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) DRAWING CONFORMS TO JEDEC MQ193, VARIATION AB
- 6) DRAWING IS NOT TO SCALE
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.